



Peripheral request signals

Fixed hardware priority

ADC1  
TIM2\_CH3  
TIM4\_CH1




HW request 1  
SW trigger (MEM2MEM bit)




Channel 1

USART3\_TX  
TIM2\_CH1  
TIM2\_UP  
TIM2\_CH3  
SPI1\_RX




HW request 2  
SW trigger (MEM2MEM bit)




Channel 2

USART3\_RX  
TIM1\_CH2  
TIM3\_CH4  
TIM3\_UP  
SPI1\_TX




HW request 3  
SW trigger (MEM2MEM bit)




Channel 3

USART1\_TX  
TIM1\_CH4  
TIM1\_TRIG  
TIM1\_COM  
TIM2\_CH2  
SPI12S2\_RX  
I2C2\_TX




HW request 4  
SW trigger (MEM2MEM bit)




Channel 4

USART1\_RX  
TIM1\_UP  
SPI12S2\_TX  
TIM2\_CH1  
TIM2\_CH3  
I2C2\_RX




HW request 5  
SW trigger (MEM2MEM bit)




Channel 5

USART2\_RX  
TIM2\_CH3  
TIM3\_CH1  
TIM3\_TRIG  
I2C1\_TX




HW REQUEST 6  
SW TRIGGER (MEM2MEM bit)




Channel 6


USART2\_TX  
TIM2\_CH2  
TIM2\_CH4  
TIM2\_UP  
I2C1\_RX



HW request 7  
SW trigger (MEM2MEM bit)



Channel 7



internal  
DMA1  
request